Symbol Timing Synchronization in FPGA-Based Software Radios: Application to DVB-S
2003; Springer Science+Business Media; Linguagem: Inglês
10.1007/978-3-540-45234-8_4
ISSN1611-3349
AutoresF. Cardells-Tormo, Javier Valls-Coquillat, Vicenç Almenar,
Tópico(s)Advancements in PLL and VCO Technologies
ResumoThe design of all-digital symbol timing synchronizers for FPGAs is a complex task. There are several architectures available for VLSI wireless transceivers but porting them to a software defined radio (SDR) platform is not straightforward. In this paper we report a receiver architecture prepared to support demanding protocols such as satellite digital video broadcast (DVB-S). In addition, we report hardware implementation and area utilization estimation. Finally we present implementation results of a DVB-S digital receiver on a Virtex-II Pro FPGA.
Referência(s)