Portal de Periódicos da CAPES

Why‐ and how‐ to integrate Verilog‐A compact models in SPICE simulators

2012; Wiley; Volume: 41; Issue: 11 Linguagem: Inglês

10.1002/cta.1833

1097-007X

Maria‐Anna Chalkiadaki, Cédric Valla, F. Poullet, Matthias Bucher,

Advancements in Semiconductor Devices and Circuit Design

SUMMARY This article presents a fast and accurate way to integrate and validate Verilog‐A compact models in SPICE‐like simulators. Modifications in the models' Verilog‐A source code may be required prior to their conversion into low‐level C language by a code generator. The most common of these modifications is discussed. The generated C code is then directly compiled in the target simulator resulting in an equivalent SPICE model. The comparison between Verilog‐A and SPICE models in the same simulation environment, for simple and complex circuits, validates the procedure. Performance tests for demanding designs are carried out for both models. Results highlight the higher simulation speed and lower memory consumption of SPICE models. Copyright © 2012 John Wiley & Sons, Ltd.