Portal de Periódicos da CAPES

Evaluation of the Teledyne SIDECAR ASIC at cryogenic temperature using a visible hybrid H2RG focal plane array in 32 channel readout mode

2008; SPIE; Volume: 7021; Linguagem: Inglês

10.1117/12.788717

1996-756X

Reinhold J. Dorn, Siegfried Eschbaumer, Donald N. B. Hall, Gert Finger, Leander Mehrgan, Manfred Meyer, Joerg Stegmeier,

Particle Detector Development and Performance

Teledyne Imaging Sensors (TIS) has developed a new CMOS device known as the SIDECAR application-specific integrated circuit (ASIC). This single chip provides all the functionality of FPA drive electronics to operate visible and infrared imaging detectors with a fully digital interface. At the last SPIE conference we presented test and performance results of a Teledyne 2K×2K silicon PIN diode array hybridized to a Hawaii-2RG multiplexer, the Hybrid Visible Silicon Imager (HyViSI). This detector was read out with the ESO standard IR detector controller IRACE, which delivers detector limited performance. We have now tested the H2RG HyViSI detector with the new TIS SIDECAR ASIC in 32 channel readout mode at cryogenic temperatures. The SIDECAR has been evaluated down to 105 Kelvin operating temperature and performance results have been compared to those obtained with external electronics. We find that the SIDECAR ASIC provides performance equal to optimized external electronics.