Portal de Periódicos da CAPES

Low-Temperature Sintered Nanoscale Silver as a Novel Semiconductor Device-Metallized Substrate Interconnect Material

2006; Institute of Electrical and Electronics Engineers; Volume: 29; Issue: 3 Linguagem: Inglês

10.1109/tcapt.2005.853167

1557-9972

John G. Bai, Ziyang Zhang, Jesus N. Calata, Guo‐Quan Lu,

Semiconductor materials and devices

A nanoscale silver paste containing 30-nm silver particles that can be sintered at 280degC was made for interconnecting semiconductor devices. Sintering of the paste produced a microstructure containing micrometer-size porosity and a relative density of around 80%. Electrical and thermal conductivities of around 2.6times10 5 (Omegamiddotcm) -1 and 2.4W/K-cm, respectively, were obtained, which are much higher than those of the solder alloys that are currently used for die attachment and/or flip-chip interconnection of power semiconductor devices. The sintered porous silver had an apparent elastic modulus of about 9GPa, which is substantially lower than that of bulk silver, as well as most solder materials. The lower elastic modulus of the porous silver may be beneficial in achieving a more reliable joint between the device and substrate because of increased compliance that can better accommodate stress arising from thermal expansion mismatch