
Harmonic distortion caused by capacitors implemented with MOSFET gates
1992; Institute of Electrical and Electronics Engineers; Volume: 27; Issue: 10 Linguagem: Inglês
10.1109/4.156456
ISSN1558-173X
AutoresA.T. Behr, M.C. Schneider, Sidnei Noceti Filho, C.G. Montoro,
Tópico(s)Advancements in Semiconductor Devices and Circuit Design
ResumoThe capacitive gate structures available in digital-oriented CMOS processes are reviewed, with emphasis on their use as linear capacitors. It is shown that the voltage harmonic distortion in MOS gate capacitors biased in either accumulation or strong inversion is almost technology independent. Experimental and analytical results indicate that the total harmonic distortion in an adequately biased (2.5 V) gate capacitor can be kept low (THD <-40 dB for a 3-V voltage swing). >
Referência(s)