Portal de Periódicos da CAPES

Nahalal: Cache Organization for Chip Multiprocessors

2007; Institute of Electrical and Electronics Engineers; Volume: 6; Issue: 1 Linguagem: Inglês

10.1109/l-ca.2007.6

2473-2575

Zvika Guz, Idit Keidar, Avinoam Kolodny, Uri Weiser,

Advanced Data Storage Technologies

This paper addresses cache organization in chip multiprocessors (CMPs). We show that in CMP systems it is valuable to distinguish between shared data, which is accessed by multiple cores, and private data accessed by a single core. We introduce Nahalal, an architecture whose novel floorplan topology partitions cached data according to its usage (shared versus private data), and thus enables fast access to shared data for all processors while preserving the vicinity of private data to each processor. Nahalal exhibits significant improvements in cache access latency compared to a traditional cache design.