Portal de Periódicos da CAPES

VLSI Node Processor Architecture for Ethernet

1983; Institute of Electrical and Electronics Engineers; Volume: 1; Issue: 5 Linguagem: Inglês

10.1109/jsac.1983.1145988

1558-0008

D.P. Taylor, D. Oster, L. Green,

Interconnection Networks and Systems

The VLSI Ethernet controller chips are discussed from a designer's viewpoint. Their method of operation is explained and design tradeoffs are presented with concentration placed on memory response requirements, memory location options relative to the VLSI devices, and the effects of FIFO depth on performance. A "common sense" architecture for an Ethernet node processor with application to many classes of Ethernet nodes is suggested to conclude the paper.