Automatic router for the pin grid array package
1999; Volume: 146; Issue: 6 Linguagem: Inglês
10.1049/ip-cdt
ISSN1359-7027
AutoresS. -S. Chen, J. -J. Chen, Chia‐Chun Tsai, Sao‐Jie Chen,
Tópico(s)Electromagnetic Compatibility and Noise Suppression
ResumoA pin grid array (PGA) package router is described. Given a chip cavity with a number of I/O pads around its boundary and an equivalent number of pins distributed on the substrate, the objective of the router is to complete the planar interconnection of pad-to-pin nets on one or more layers. This router consists of three phases: layer assignment, topological routing and geometrical routing. Examples tested on a windows-based environment show that our router is efficient and can complete the routing task with less substrate layers. Compared to manual routing, this router has a user-friendly graphic interface and can be applied practically to industrial strength VLSI packaging.
Referência(s)