Portal de Periódicos da CAPES

Constrained Level Validation of Serial Peripheral Interface Protocol

2017; Springer Nature; Linguagem: Inglês

10.1007/978-981-10-5544-7_73

2190-3026

Avinash Yadlapati, Kakarla Hari Kishore,

Embedded Systems Design Techniques

The motivation behind this paper is to give a full portrayal of a state-of-the-art SPI master/slave usage. Every single related issue, beginning from the elaboration of introductory details, till the last framework confirmation, is thoroughly examined and justified. In similarity with outline reuse approach, the concerned paper imparts high-grade intellectual properties i.e., IP's that concerns in gathering all essential components that help in achieving presently required and modern ASIC or SoC applications using this SPI master and slave protocol. SPI is a standout among the most usually utilized serial interface protocols.