Portal de Periódicos da CAPES

NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures

2017; Linguagem: Inglês

10.1109/iedm.2017.8268337

Pai-Yu Chen, Xiaochen Peng, Shimeng Yu,

CCD and CMOS Imaging Sensors

NeuroSim+ is an integrated simulation framework for benchmarking synaptic devices and array architectures in terms of the system-level learning accuracy and hardware performance metrics. It has a hierarchical organization from the device level (transistor technology and memory cell models) to the circuit level (synaptic array architectures and neuron periphery) and then to the algorithm level (neural network topologies). In this work, we study the impact of the “analog” eNVM non-ideal device properties and benchmark the trade-offs of SRAM, digital and analog eNVM based array architectures for online learning and offline classification. The source code of NeuroSim+ version 1.0 is publicly available at https ://github. co m/neuro sim/MLP Neuro Sim.