Portal de Periódicos da CAPES

A high resolution multi-phase clock Time-Digital Convertor implemented on Kintex-7 FPGA

2020; Institute of Physics; Volume: 15; Issue: 11 Linguagem: Inglês

10.1088/1748-0221/15/11/t11005

1748-0221

Xianlin Dong, Cong Ma, Xiao-Kun Zhao, Xianxu Li, Zhiqiang Huang,

Network Time Synchronization Technologies

Time-digital Converter (TDC) aims to measure the arrival time of the leading edge of the pulse signal. Our recent work presented a high resolution multi-phase TDC based on the Kintex-7 Field Programmable Gate Array (FPGA) device. A simple I/O tile based circular input buffer is employed to oscillate the input signal periodically, and then a multi-phase TDC based on ISERDES core with a 625 ps bin size is used to accomplish the multiple measurements for getting higher resolution performance. In this paper, the design concept, architecture, as well as kernel implementation considerations are all discussed. To evaluate the TDC's performance, we built a verification system based on Kintex-7 FPGA. Initial test results indicate that the TDC's effective bin size is successfully reduced from 625 ps to 78.125 ps, and the measured dual-channel time resolution is better than 35 ps RMS.