Portal de Periódicos da CAPES

A Radio Frequency Analog Computer for Computational Electromagnetics

2020; Institute of Electrical and Electronics Engineers; Volume: 56; Issue: 2 Linguagem: Inglês

10.1109/jssc.2020.3018432

1558-173X

Nilan Udayanga, Arjuna Madanayake, S. I. Hariharan, Jifu Liang, Soumyajit Mandal, Leonid Belostotski, L.T. Bruton,

Radio Frequency Integrated Circuit Design

Software-programmable analog computing is proposed for power- and area-efficient acceleration of computational electromagnetics. All-pass filters are employed to realize a continuous-time finite-difference time-domain (FDTD) algorithm. A CMOS realization of an analog computer (AC) that solves the 1-D wave equation using this time-continuous FDTD algorithm at an equivalent temporal update rate of 625 MHz is reported (180-nm CMOS, chip area of 4 mm 2 , supply voltage = 1.8 V, and power = 200 mW). The AC operates at up to 30 MHz over 18 discrete spatial points. Analog arithmetic operations (multiply and add) are realized in parallel using op-amps with gain-bandwidth product > 500 MHz. Computational grid boundaries can be configured to simulate multiple propagation scenarios. The AC is calibrated using a stochastic optimization algorithm. The normalized mean squared error of the AC varies between -10 and -20 dB within the computational grid. The power- and area-normalized performance of the design improves on earlier integrated ACs by up to three orders of magnitude. The chip is also 26$\times $ faster than a C-based software FDTD solver running on an Intel Xeon CPU and $420\times $ faster than CUDA FDTD code running on an NVIDIA GeForce GTX 1080 Ti GPU, albeit at lower accuracy (~6 bits). Finally, the AC is $2.8\times $ faster than a digital systolic array FDTD processor realized using a Xilinx RFSoC ZCU1275 and has 15$\times $ better power efficiency (computations/W).